

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/900,302	07/06/2001	Rajiv V. Joshi	YOR9-2001-0512US1 (728-21	5687
75	590 12/18/2003		EXAM	INER
Paul J. Farrell	, Esq.		CHO, JAMES	HYONCHOL
Dilworth & Bar	rese, LLP			
333 Earle Oving			ART UNIT	PAPER NUMBER
Uniondale, NY			2819	

DATE MAILED: 12/18/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

			GY
		Application No.	Applicant(s)
Office Addison Commence		09/900,302	JOSHI ET AL.
Office Action Su	mmary	Examiner	Art Unit
		James Cho	2819
The MAILING DATE of a	this communication app	ears on the cover sheet with the	correspondence address
THE MAILING DATE OF THIS - Extensions of time may be available unafter SIX (6) MONTHS from the mailing - If the period for reply specified above is - If NO period for reply is specified above - Failure to reply within the set or extende	der the provisions of 37 CFR 1.1: date of this communication. less than thirty (30) days, a reply, the maximum statutory period v de period for reply will, by statute an three months after the mailing	IS SET TO EXPIRE 3 MONTH 36(a). In no event, however, may a reply be within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS fro cause the application to become ABANDON date of this communication, even if timely file	timely filed ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).
1) Responsive to commun	ication(s) filed on 20 O	ctober 2003.	•
2a)⊠ This action is FINAL .	2b)∏ This	action is non-final.	
		nce except for formal matters, p ix parte Quayle, 1935 C.D. 11,	
Disposition of Claims			
4) ⊠ Claim(s) 1,2,4,5 and 7-10 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-2, 4-5, and 7-10 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or election requirement.			
Application Papers		·	
9) The specification is obje 10) The drawing(s) filed on Applicant may not request Replacement drawing she	is/are: a) according any objection to the et(s) including the correct	r. epted or b) objected to by the drawing(s) be held in abeyance. S ion is required if the drawing(s) is c aminer. Note the attached Offic	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. §§ 119	and 120		4
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. a) The translation of the foreign language provisional application has been received. 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. 			
Attachment(s) 1) Notice of References Cited (PTO-8) 2) Notice of Draftsperson's Patent Dra 3) Information Disclosure Statement(s	wing Review (PTO-948)	5) Notice of Informal	ry (PTO-413) Paper No(s) Patent Application (PTO-152)

Art Unit: 2819

DETAILED ACTION

1. Receipt is acknowledged of the Amendment filed October 20, 2003.

Claim Objections

2. Claim 10 is objected to because of the following informalities: "the reverse of second input signals" on line 10 appears to be --the inverse of the second input signals--. Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claim 2 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The limitation, "first and third transistors are PMOS transistors and the second transistor is a NMOS transistor" appears to be incorrect because the first transistor (444) receiving a first input signal is a NMOS transistor and the second transistor (442) receiving an inverse of the second input signal is a PMOS transistor as shown in Fig. 2C of the instant application. Rather the limitation should be --second and third transistors are PMOS transistors and the first transistor is a NMOS transistor--.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Art Unit: 2819

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-2, 4-5, and 7-9 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Sridhar et al. (US PAT No. 5,528,177). The response offers that for anticipation to be present each and every element of the claimed invention must be present in a single reference. The examiner agrees; hence:

<u></u>	
Sridhar et al.	The claimed invention:
Fig. 2g (unless noted otherwise)	
a logic circuit comprising 221,	1. A MOSFET logic circuit for performing a logic
222, 224	OR operation comprising:
221,	a first
222	and second transistors forming a transmission
	gate
a signal at the node 231	for outputting an intermediate signal,
224 provides an output signal at	a third transistor for providing an output to be
the node 231 by combining the	combined with the intermediate signal to create
output of 221 and 222 with a signal	an output signal,
being pulled up by 224 (see table	
below)	
A B /B 231 0 0 1 0 0 1 0 1 1 0 1 1 1 1 0 1	
221 receives a first input signal, A,	the first transistor receiving a first input signal,
224 receives the second input	the third transistor receiving a second input

Art Unit: 2819

signal, /B,	signal,
222 receives B which is an inverse	the second transistor receiving an inverse of the
of /B	second input signal
222, 224 are PMOS	2. The MOSFET logic circuit as in claim 1, where
	the second and third transistors are PMOS
221 is NMOS	the first transistor is a NMOS transistor.
A is coupled to 221 and 222	4. The MOSFET logic circuit as in claim 1, where
	the first input signal is provided to a source of the
	first and second transistors,
B which is an inverse of /B is	Inverse of the second input signal is provided to
coupled to the gate of 222	a gate of the second transistor, and
/B is coupled to the gate of 221	the second input signal is provided to a gate of
	the first transistor.
/B is coupled to the gate of 224	5. The MOSFET logic circuit as in claim 1 where
	the second input is provided to a gate of the third
	transistor.
B is a logic low, the output at 231	7. The MOSFET logic circuit as in claim 1 where
is the output of 221 and 222 since	when the inverse of the second input signal has a
224 is being turned off by /B	logic LOW level, the output of the MOSFET logic
	circuit is an output signal of the transmission
	gate.

Art Unit: 2819

224 pulls the signal at 321 up to	8. The MOSFET logic circuit as in claim 1 where
a logic high since its gate voltage	the third transistor is a pull-up transistor, and
/B is logic low, i.e. when the	when the inverse of the second input signal has a
inverse of the second input signal	logic high level, the output of the MOSFET logic
B is a logic high, the second input	circuit has a voltage level approximately equal to
signal /B is a logic low.	a drain of the third transistor, which pulls up the
	output signal from the transmission gate to a logic
	high.
delay through 221 and 222 and	9. The MOSFET logic circuit as in claim 1, where
turn-on delay of 224	a delay of the MOSFET logic circuit is one of a
	delay of the transmission gate formed by first and
	second transistors and a delay of the third
	transistor.

5. Claim 10 is rejected under 35 U.S.C. 102(b) as being clearly anticipated by Asato (US PAT No. 5,250,855). The response offers that for anticipation to be present each and every element of the claimed invention must be present in a single reference. The examiner agrees; hence:

Fig. 8 of Asato, a logic circuit	10. A logic OR circuit comprising:
comprising 83, 84	
a transmission gate comprising a	a transmission gate for outputting a first
PMOS transistor designated as T1	intermediate output signal, the transmission gate
,and a NMOS transistor designated	being formed by
by T2 receiving signals at the	

Art Unit: 2819

a pMOS transistor receiving a first input signal and
a nMOS transistor receiving said first input signal, where
a gate of the pMOS transistor receives an
inverse of a second input signal; and
a pull-up pMOS transistor receiving the second
input signal,
the pull-up pMOS transistor providing a second
intermediate output signal for combining with the
first intermediate output signal to create an OR
output signal, where the OR output signal is
indicative of an OR operation performed on the
first and inverse of the second input signals,
the OR output signal is outputted from the OR
logic circuit to any static CMOS logic gate.

Response to Arguments

Art Unit: 2819

6. Applicant's arguments filed October 20, 2003 have been fully considered but they are not persuasive. On page 4 of the amendment, applicant argues with respective claims 1-2, 4-5, and 7-9 that "The Sridhar does not teach or describe a circuit that can perform an OR operation between signals A and B' as recited...".

However, the examiner notes that the logic circuit comprising 221, 222, and 224 in Fig. 2g having an output node 231 meets all limitation of the claimed invention, which performs a logic OR operation between A and B which is an inverse of /B as discussed in the rejection of claims.

Applicant further argues that the output table of the inventive circuit is not described by Sridhar.

However, the examiner notes that the output table for Sridhar clearly teaches OR logic operation between A and B (inverse of /B). Regarding amended claim 10, the examiner notes that Fig. 8 of Asato clearly teaches a circuit performing OR logic operation between A and /B as discussed above.

Applicant's arguments with respect to claim 10 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory

Art Unit: 2819

action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to James H. Cho whose telephone number is 703-306-5442. The examiner can normally be reached on Monday-Friday, 05:30am-02:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on 703-305-3493. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-305-3432 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

JHC

December 12, 2003

Jean Bruner Jeanstande

JEAN JEANGLAUDE PRIMARY EXAMINER